Deep learning on microcontrollers

orm

Jan Jongboom IETF 101, London 22 March 2018







Machine learning

google.com/datacenters

Google








Sensor fusion

http://www.gierad.com/projects/supersensor/


arm



Federated learning


https://research.googleblog.com/2017/04/federated-learning-collaborative.html





LPWANs






Offline self-contained systems


https://os.mbed.com/blog/entry/streaming-data-cows-dsa2017/

arm

Edge vs. Cloud







Microcontrollers

Small (1cm²)

Cheap (~1\$)

Efficient (standby: 0.3 µA)

Downsides

Slow (max. 100 MHz) Limited memory (max. 256K RAM)





Machine learning for microcontrollers


Runs in <256K RAM

TensorFlow compatible

Built on top of Mbed OS 5

(file systems, drivers, 150 boards compatible)

Open source, Apache 2.0 license





uTensor Team



Neil Tan Arm



Michael Bartling Arm





Dboy Liao Piniko



Kazami Hsieh Academia Sinica








How?

MNIST data set

- Training set: 60,000 images
- Every drawing is downsampled to 28x28 pixels
- Supervised learning through backpropagation





Multi-layer perceptron (MLP) classification









Quantization

- 8-bit integers instead of 32-bit floats
- Only during classification
- 79.9% accuracy vs. 80.3% accuracy (CIFAR-10)
- TensorFlow requires floating-point de-quantization between layers

https://petewarden.com/2016/05/03/how-to-quantize-neural-networks-with-tensorflow/



Memory usage

Matrix multiplication in first hidden layer dominates RAM usage:

Input elements: Number of neurons (1st layer): Number of weight (input to 1st layer): Resulting values (Pre-activation function): Data type:

byte * 1



(784 + (128 * 784) + 128) = 98.891 kB

- 8-bit integer (1 byte)
- 128
- 128 * 784
- 128
- 784

Other tricks

Paging of memory for larger models (sacrifices speed) Graph in ROM (requires pre-processing) (MNIST: 26K) Take advantage in sparsity of data, sacrifice accuracy (*TBD*)



Operators

Add, Subtract

Min, Max, ArgMax

ReLU, Matrix multiplication, Reshape, Quantization

Convolution (WIP)

Pooling (WIP)






- RAM tensor
- Flash tensor
- Sparse tensor
- Networked tensor

Tensors can be paged to fit larger networks

arm






arm

Developing using the simulator

Arm Mbed OS simulator

```
Load demo
uTensor
1 - /**
     * This is a demo application for uTensor - an AI interference library for
 2
     * deep learning on small microcontrollers.
 3
     * It's trained to recognize handwritten digits via the MNIST data set.
     * See https://github.com/utensor/utensor
     */
    #include "mbed.h"
    #include "tensor.hpp"
    #include "deep_mnist_mlp.hpp"
    #include "emscripten.h"
12
    #include "C12832.h"
13
14
    C12832 lcd(SPI_MOSI, SPI_SCK, SPI_MISO, p8, p11);
15
16
    EventQueue queue;
17
    InterruptIn btn(BUTTON1);
18
19
20 - void run_mlp() {
21 -
        EM_ASM({
22
            // this writes the content of the canvas (in the simulator) to /fs/tmp.idx
23
            window.dumpCanvasToTmpFile();
24
        });
25
26
        // invoke the MLP algorithm against the temp file (just saved from canvas)
        int prediction = runMLP("/fs/tmp.idx");
27
        lcd.cls();
28
        lcd.locate(3, 13);
29
        lcd.printf("Predicted: %d", prediction);
30
31 }
```



CMSIS-NN

- New neural network kernel functions
- Leverages the DSP/SIMD functions in silicon
- See speedup of 4-5x
- Hardware acceleration for convolution, pooling, etc. uTensor will be built on top of CMSIS-NN



Recap

Buy a development board (http://os.mbed.com/platforms)
 Clone uTensor (https://github.com/uTensor/uTensor)
 ???
 PROFIT!!!

SHUT UP AND TAKE MY MONEY



Thank you https://labs.mbed.com

Jan Jongboom, Arm

