

Formal Specification and Verification of Attestation in Confidential Computing

Muhammad Usama Sardar

TU Dresden

November 8, 2023


Funded by CPEC



Agenda


- 1 Motivation
- 2 Approach
- 3 Results
- 4 Summary

We all know RATS¹



¹Birkholz et al., *Remote Attestation procedureS (RATS) Architecture*, 2023.

But is RATS sufficient for CC (e.g., SGX)?²



The screenshot shows a web browser window with the address bar displaying 'sgaxe.com'. The page content includes a section titled 'Signing Your Own Quotes' in blue. Below the title, a paragraph explains that remote attestation can be tricky, but the site offers a service (AaaS) to help. It mentions a Twitter bot that passes SGX attestation for users. The text states: 'We understand that remote attestation can be very tricky to pass. However, since we already done all the hard work of getting genuine attestation keys, we decided to help you out by developing a Twitter bot that passes SGX attestation for you. Our bot provides Attestation as a Service (AaaS), which allows you to get your own quotes signed with the keys we extracted using SGAXe. This way you can pass attestation without even owning an SGX machine. If you want to make use of our service, you can send a tweet to our bot [@SGAXe_AaaS](#). If you'll tweet it, we'll sign it!'

Below the text is a logo for 'AaaS inside' featuring the text 'AaaS' in a large, stylized font with 'inside' in a smaller font below it, all enclosed in a blue circular arrow. Underneath the logo is a Twitter bird icon followed by the handle '@SGAXe_AaaS'.


²www.sgaxe.com

LILY HAY NEWMAN

SECURITY APR 24, 2023 1:12 PM

Intel Let Google Cloud Hack Its New Secure Chips and Found 10 Bugs

To protect its Confidential Computing cloud infrastructure and gain critical insights, Google leans on its relationships with chipmakers.




PHOTOGRAPH: GETTY IMAGES

³Wired, *Intel Let Google Cloud Hack Its New Secure Chips and Found 10 Bugs*, 2023.

Outline


- 1 Motivation
- 2 Approach
- 3 Results
- 4 Summary

Architecturally-defined Attestation in CC⁴




⁴Sardar and Fetzer, *Confidential Computing and Related Technologies : A Review*, 2021.

Architecturally-defined Attestation in CC⁴




⁴Sardar and Fetzer, *Confidential Computing and Related Technologies : A Review*, 2021.

Architecturally-defined Attestation in CC⁴




⁴Sardar and Fetzer, *Confidential Computing and Related Technologies : A Review*, 2021.

Architecturally-defined Attestation




- Holistic coverage of phases

Architecturally-defined Attestation




- Holistic coverage of phases
 - Provisioning

Architecturally-defined Attestation




- Holistic coverage of phases
 - Provisioning
 - Attester Provisioning

Architecturally-defined Attestation




- Holistic coverage of phases
 - Provisioning
 - Attester Provisioning
 - Verifier Provisioning

Architecturally-defined Attestation



- Holistic coverage of phases
 - Provisioning
 - Attester Provisioning
 - Verifier Provisioning
 - Initialization

Architecturally-defined Attestation



- Holistic coverage of phases
 - Provisioning
 - Attester Provisioning
 - Verifier Provisioning
 - Initialization
 - Attestation Protocol

Contributions

- Most detailed formal model of Intel TDX attestation, including

Contributions

- Most detailed formal model of Intel TDX attestation, including
 - Certificate chain

Contributions

- Most detailed formal model of Intel TDX attestation, including
 - Certificate chain
 - Verifier steps

Contributions

- Most detailed formal model of Intel TDX attestation, including
 - Certificate chain
 - Verifier steps
 - Initialization phase

Contributions

- Most detailed formal model of Intel TDX attestation, including
 - Certificate chain
 - Verifier steps
 - Initialization phase
 - Variable measurements

Contributions

- Most detailed formal model of Intel TDX attestation, including
 - Certificate chain
 - Verifier steps
 - Initialization phase
 - Variable measurements
- Formal proof of [insecurity](#) of Intel's claimed TCB

Contributions

- Most detailed formal model of Intel TDX attestation, including
 - Certificate chain
 - Verifier steps
 - Initialization phase
 - Variable measurements
- Formal proof of [insecurity](#) of Intel's claimed TCB
- First formal analysis of Arm CCA attestation

The flowchart illustrates the SEAMREPORT protocol, showing the interaction between various components across Secure and Insecure domains.

Components:

- PCE** (Platform Component Extension) - Insecure domain, generates **PK**.
- TD QE** (Trusted Domain Quote Extension) - Insecure domain, generates **AK**.
- Host VMM** (Virtual Machine Monitor) - Insecure domain.
- Guest TD (User TD)** - Secure domain, generates **TDK**.
- Intel TDX Module** - Secure domain.
- CPU Hardware (SoC)** - Secure domain, contains **MC** (Measurement Component).
- Verifier** - Insecure domain, receives **pubRk** and **pubTDR**.

Protocol Flow:

- Generate AK**: TD QE generates **AK** (Insecure).
- QEReports**: TD QE sends **QEReports** to PCE (Insecure).
- Request Rk**: PCE sends **Request Rk** to TD QE (Insecure).
- Rk**: TD QE sends **Rk** to PCE (Insecure).
- Generate TDK**: Guest TD generates **TDK** (Secure).
- TDREPORT**: Guest TD sends **TDREPORT** to Intel TDX Module (Secure).
- SEAMREPORT**: Intel TDX Module sends **SEAMREPORT** to CPU Hardware (Secure).
- Verify report**: CPU Hardware sends **Verify report** to Verifier (Insecure).
- Quote**: Verifier sends **Quote** to Guest TD (Insecure).
- QuoteHeader**: Guest TD sends **QuoteHeader** to Host VMM (Insecure).
- QuoteBody**: Host VMM sends **QuoteBody** to PCE (Insecure).
- Quote**: PCE sends **Quote** to Verifier (Insecure).

Local Abstraction: The flowchart includes two local abstraction blocks. The first block shows the generation of **AK** and **QEReports** by TD QE, and the generation of **Request Rk** and **Rk** by PCE. The second block shows the generation of **TDK** by Guest TD, and the generation of **TDREPORT** and **SEAMREPORT** by Intel TDX Module and CPU Hardware.

Challenge: Complicated designs with vague and outdated specs and very little support⁵

Intel Community / Developer Software Forums / Software Development Technologies /
Intel® Software Guard Extensions (Intel® SGX)

1400 Diskussionen

index 1 in tdx_tcbcomponents

Abonnieren

Mehr Aktionen ▾



UsamaS
Einsteiger

09-04-2023 • 01:11 AM • 111 Aufrufe



In the "Get TDX TCB Info" flow (<https://api.portal.trustedservices.intel.com/documentation#pcs-tcb-info-tdx-v4>), step 4 states:


"For the selected TCB level verify that SVN at index 1 in tdx_tcbcomponents array matches the value of SVN at index 1 in TEE TCB SVNs array (from TD Report in Quote). In case of a mismatch the selected TCB level should be rejected as TCB Info that was used for the comparison is not supported for this platform configuration."

My question is:

What is so special about index 1 that it requires an equality check? What does index 1 represent? Typically all SVNs have a non-equality check (\geq) as in step 3 (a,b,c).


⁵<https://community.intel.com/t5/Intel-Software-Guard-Extensions/index-1-in-tdxtcbcomponents/m-p/1520194>

Properties




- Sanity checks

Properties




- Sanity checks
- Integrity of Evidence

Properties




- Sanity checks
- Integrity of Evidence
- Freshness of Evidence

Properties



- Sanity checks
- Integrity of Evidence
- Freshness of Evidence
- Confidentiality/Secrecy of attestation-related keys

Properties



- Sanity checks
- Integrity of Evidence
- Freshness of Evidence
- Confidentiality/Secrecy of attestation-related keys
- Attester Authentication

Outline

1 Motivation

2 Approach

3 Results

4 Summary

TCB Claimed by Intel⁶





Figure 5.1. Trust Boundaries for TDX



⁶Intel, Intel® Trust Domain Extensions, 2021.

Verification Summary in ProVerif⁷

	Integrity	Freshness	Confidentiality	Authentication
Intel's claimed	×	×	×	×
Our proposed	✓	✓	✓	×

```
.....
Verification summary:
Query not event(AKverified(pubAK_1)) is false.
Query not event(CPUsentSMR(tcblClaims_1,rdata_1)) is false.
Query not event(TDXMsentTDR(tdlClaims_1)) is false.
Query not event(QuoteVerified(tcblClaims_1,tdlClaims_1,rdata_1)) is false.
Query not (event(TDIdentity(pubTOK_1)) && event(VerIdentity(pubTOK_Ver_1))) is false.
Query event(AKverified(pubAK_1)) ==> event(AKsent(pubAK_1)) is true.
Query event(QuoteVerified(tcblClaims_1,tdlClaims_1,rdata_1)) ==> event(CPUsentSMR(tcblClaims_1,rdata_1)) is false.
Query event(QuoteVerified(tcblClaims_1,tdlClaims_1,rdata_1)) ==> event(TDXMsentTDR(tdlClaims_1)) is false.
Query !nj-event(QuoteVerified(tcblClaims_1,tdlClaims_1,rdata_1)) ==> !nj-event(CPUsentSMR(tcblClaims_1,rdata_1)) is false.
Query !nj-event(QuoteVerified(tcblClaims_1,tdlClaims_1,rdata_1)) ==> !nj-event(TDXMsentTDR(tdlClaims_1)) is false.
Query secret PCK_1,PCK is false.
Query secret PCAK is true.
Query secret AK_2,AK_1,AK is true.
Query secret MK_1,MK is true.
Query event(AKverified(pubAK_PCE_1)) && event(AKsent(pubAK_1)) ==> pubAK_PCE_1 = pubAK_1 is true.
Query event(VerIdentity(pubTOK_Ver_1)) && event(TDIdentity(pubTOK_1)) ==> pubTOK_1 = pubTOK_Ver_1 is false.
.....
real    0m55.648s
user    0m55.432s
sys     0m0.132s
```

⁷Blanchet, Cheval, and Cortier, “ProVerif with lemmas, induction, fast subsumption, and much more”, 2022.

Outline

- 1 Motivation
- 2 Approach
- 3 Results
- 4 Summary

Take-home

- Identified grey areas in RATS (e.g., Endorsements)

Take-home

- Identified grey areas in RATS (e.g., Endorsements)
 - can be more precise! Thanks to Dave for pursuing this!

Take-home

- Identified grey areas in RATS (e.g., Endorsements)
 - can be more precise! Thanks to Dave for pursuing this!
- Need for systematic design of attestation protocols

Take-home

- Identified grey areas in RATS (e.g., Endorsements)
 - can be more precise! Thanks to Dave for pursuing this!
- Need for systematic design of attestation protocols
- Open questions

Take-home

- Identified grey areas in RATS (e.g., Endorsements)
 - can be more precise! Thanks to Dave for pursuing this!
- Need for systematic design of attestation protocols
- Open questions
 - How to verify the Verifier?

Take-home

- Identified grey areas in RATS (e.g., Endorsements)
 - can be more precise! Thanks to Dave for pursuing this!
- Need for systematic design of attestation protocols
- Open questions
 - How to verify the Verifier?
 - How to verify the runtime configurations?

Take-home

- Identified grey areas in RATS (e.g., Endorsements)
 - can be more precise! Thanks to Dave for pursuing this!
- Need for systematic design of attestation protocols
- Open questions
 - How to verify the Verifier?
 - How to verify the runtime configurations?
 - Is RATS architecture better than split architecture?

Take-home

- Identified grey areas in RATS (e.g., Endorsements)
 - can be more precise! Thanks to Dave for pursuing this!
- Need for systematic design of attestation protocols
- Open questions
 - How to verify the Verifier?
 - How to verify the runtime configurations?
 - Is RATS architecture better than split architecture?

Take-home

- Identified grey areas in RATS (e.g., Endorsements)
 - can be more precise! Thanks to Dave for pursuing this!
- Need for systematic design of attestation protocols
- Open questions
 - How to verify the Verifier?
 - How to verify the runtime configurations?
 - Is RATS architecture better than split architecture?

Trusted until formally verified!

Next steps

- TEEP WG

⁸<https://github.com/tetsuya-okuda-hco/public-teep-formal-verif/issues/1>

Next steps

- TEEP WG
 - Found a problem⁸ in FV of TEEP during hackathon

⁸<https://github.com/tetsuya-okuda-hco/public-teep-formal-verif/issues/1>

Next steps

- TEEP WG
 - Found a problem⁸ in FV of TEEP during hackathon
 - Integrate RA with TEEP

⁸<https://github.com/tetsuya-okuda-hco/public-teep-formal-verif/issues/1>

Next steps

- TEEP WG
 - Found a problem⁸ in FV of TEEP during hackathon
 - Integrate RA with TEEP
- UFMRG: Sample problem

⁸<https://github.com/tetsuya-okuda-hco/public-teep-formal-verif/issues/1>

Next steps

- TEEP WG
 - Found a problem⁸ in FV of TEEP during hackathon
 - Integrate RA with TEEP
- UFMRG: Sample problem
- TLS WG

⁸<https://github.com/tetsuya-okuda-hco/public-teep-formal-verif/issues/1>

Next steps

- TEEP WG
 - Found a problem⁸ in FV of TEEP during hackathon
 - Integrate RA with TEEP
- UFMRG: Sample problem
- TLS WG
 - Attested TLS
<https://datatracker.ietf.org/doc/draft-fossati-tls-attestation/>

⁸<https://github.com/tetsuya-okuda-hco/public-teep-formal-verif/issues/1>

Key References



Birkholz, Henk et al. *Remote ATtestation procedureS (RATS) Architecture*. RFC 9334. Jan. 2023. DOI: 10.17487/RFC9334. URL: <https://www.rfc-editor.org/info/rfc9334>.



Blanchet, Bruno, Vincent Cheval, and Véronique Cortier. "ProVerif with lemmas, induction, fast subsumption, and much more". In: *IEEE Symposium on Security and Privacy (S&P'22)*. Los Alamitos, CA, USA: IEEE Computer Society, May 2022, pp. 205–222. DOI: 10.1109/SP46214.2022.00013.



Intel. *Intel (R) Trust Domain Extensions*. Aug. 2021. URL: <https://cdrdv2.intel.com/v1/dl/getContent/690419>.



Sardar, Muhammad Usama and Christof Fetzer. *Confidential Computing and Related Technologies : A Review*. 2021. URL: https://www.researchgate.net/publication/356474602_Confidential_Computing_and_Related_Technologies_A_Review.



Wired. *Intel Let Google Cloud Hack Its New Secure Chips and Found 10 Bugs*. 2023. URL: <https://www.wired.com/story/intel-google-cloud-chip-security/> (visited on 04/25/2023).

Call to Action

- Bring your [expertise](https://github.com/CCC-Attestation/formal-spec-TEE):
<https://github.com/CCC-Attestation/formal-spec-TEE>
- Additional information: [link here](#)



- Paper on formal verification coming soon